


Connection Diagram



Order Information

EMD2A688(SK08/SL08)-ZV

EMD – Company Abbr.

2A – Stack

688 – Part Number


SK08/SL08 – Lead Form Option

(SK08-9mm Clearance or SL08-11mm Clearance)

Z – Tape and Reel Option (R1/R2)

V – VDE Option (V or None)

Order, Mark & Packing Information

Package	Product ID	Mark	Packing
LSOP-8	EMD2A688SK08-R1V EMD2A688SL08-R1V		Tape & Reel 3Kpcs
	EMD2A688SK08-R1 EMD2A688SL08-R1		

Absolute Maximum Ratings (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Min	Max	Unit
Storage temperature	TSTG	-55	125	°C
Operating temperature	TOPR	-40	110	°C
ISYNC peak output current (1)	ISYNC	0.6		A
Supply Voltage	VDD1 – VSS1	27		V
	VDD2 – VSS2	35		V
VSYNC Output voltage	VSYNC	0 to VDD2		V
VS Sensing Voltage	VS	-0.6~+0.6		V
VSWIN input Voltage	VSWIN	-0.5~VDD1		V
VSWOUT output voltage	VSWOUT	0~VDD1		V
ESD, human body mode(2)	VESD_HBM	≥2K (Class 3A)		V
ESD, machine mode(3)	VESD_MM	≥100		V
Latch-up reliability(4)	Latch-Up	Class I		-
Supply over voltage(4)	VSO	VDD1>36 VDD2>42		V

Note 1. Exponential waveform, pulse width < 0.3μs, f=15KHz. This value is intended to allow for component tolerances for designs with IOP minimum 0.6A.

Note 2. MIL-STD-883H Method NO. 3015.8

Note 3. ANSI/ESD S5.2-2009

Note 4. JEDEC STD NO.78/78C

Recommended Operation Condition

Parameter	Symbol	Min	Max	Unit
Ambient operating temperature	T _A	-40	110	°C
Primary side supply voltage	VDD1 -VSS1	12	24	V
Secondary side supply voltage	VDD2 -VSS2	10	30	V
VSWIN Input Voltage	VSWIN	-0.6	24	V
VSWOUT Output Voltage	VSWOUT	0	VDD1	V
VSYNC Output Voltage	VSYNC	0	VDD2	V
SR MOS Source Terminal voltage Sensing	VS	-0.6	0.6	V
ISWOUT Peak high-level output current	IOPH1	-	1.0	A
ISWOUT Peak low-level output current (7)	IOPL1	-	1.0	A
ISYNC Peak high-level output current (7)	IOPH2	-	0.6	A
ISYNC Peak low-level output current (7)	IOPL2	-	0.6	A

Note 5. The rise and fall time of the input current must be less than 50nS.

Note 6. Denote the operating range, not the recommended operating conditions.

Note 7. Exponential waveform with the pulse width of IOP greater than 0.6A being less than 0.3μs and T_A=110°C.

Electrical Characteristics

All Typical values at $T_A = 25^\circ\text{C}$ and $V_{DD1} = V_{DD2} = 20\text{ V}$, unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
SYNC High-level output current	IOH			-0.3	A	$V_O = V_{DD2} - 2.0\text{V}$
				-0.6		$V_O = V_{DD2} - 6.0\text{V}$
SWOUT High-level output current				-0.5	A	$V_O = V_{DD1} - 2.0\text{V}$
				-1.0		$V_O = V_{DD1} - 6.0\text{V}$
SYNC Low-level output current	IOL	0.3			A	$V_O = V_{SS2} + 2.0\text{V}$
		0.6				$V_O = V_{SS2} + 6.0\text{V}$
SWOUT Low-level output current		0.5			A	$V_O = V_{SS1} + 2.0\text{V}$
		1.0				$V_O = V_{SS1} + 6.0\text{V}$
SYNC High-level output voltage	VOH	$V_{DD2} - 6.0\text{V}$	$V_{DD2} - 3.0\text{V}$		V	$I_O = -0.6\text{A}$
		$V_{DD2} - 0.8\text{V}$	$V_{DD2} - 0.4\text{V}$			$I_O = -100\text{mA}$
SWOUT High-level output voltage		$V_{DD1} - 6.0\text{V}$	$V_{DD1} - 3.0\text{V}$		V	$I_O = -1.0\text{A}$
		$V_{DD1} - 0.6\text{V}$	$V_{DD1} - 0.6\text{V}$			$I_O = -100\text{mA}$
SYNC Low-level output voltage	VOL		$V_{SS2} + 4.0\text{V}$	$V_{SS2} + 6.0\text{V}$	V	$I_O = 0.6\text{A}$
			$V_{SS2} + 0.5\text{V}$	$V_{SS2} + 1.0\text{V}$		$I_O = 100\text{mA}$
SWOUT Low-level output voltage			$V_{SS1} + 4.0\text{V}$	$V_{SS1} + 6.0\text{V}$	V	$I_O = 1.0\text{A}$
			$V_{SS1} + 0.3\text{V}$	$V_{SS1} + 0.5\text{V}$		$I_O = 100\text{mA}$
VDD1 high-level supply current	IDDH1		0.5	0.8	mA	$V_{SWIN} = 5.0\text{V}$
VDD1 low-level supply current	IDDL1		2.0	4.0	mA	$V_{SWIN} = 0.0\text{V}$
VDD2 high-level supply current	IDDH2		3.5	5	mA	LED=ON
VDD2 low-level supply current	IDDL2		3.0	5	mA	LED=OFF
VSYNC turn off threshold	V_{THOFF}	10	-5	-25	mV	
VSWIN input high threshold	VIH	2.2	2.76	3.5	V	
VSWIN input low threshold	VIL	2	2.62	3.3	V	
HO, LO Output low peak current	VUVLO1+	8.9	9.7	10.5	V	
HO, LO Output high peak current	VUVLO1-	8.3	9.0	9.8		
VDD1 high-level supply current	UVLOHYS1		0.5		V	
VDD2 under voltage lockout Threshold	VUVLO2+	6.9	7.8	8.8	V	
	VUVLO2-	5.9	6.7	7.6		
VDD2 under voltage lockout threshold hysteresis	UVLOHYS2		1.1		V	

Switching Specification

All Typical values at $T_A = 25^\circ\text{C}$ and $V_{DD1} = V_{DD2} = 20\text{ V}$, unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Description
Propagation delay time VSWIN to VSWOUT output low	t_{PDHL1}	-	130	250	ns	
Propagation delay time VSWIN to VSWOUT output high	t_{PDLH1}		150	250	ns	
Propagation delay time VSWIN to VSYNC output low	t_{PDHL2}	-	85	380	ns	
Propagation delay time VSWIN to VSYNC output high	t_{PDLH2}		100	380	ns	
VSYNC rise time (10% – 90%)	t_f	-	3.5	30	ns	
VSYNC fall time (90% – 10%)	t_r	-	7	30	ns	
VSYNC turn off propagation, from VTHOFF	t_{DOFF}		50	100	ns	
SR MOS ON-Blanking Time	$T_{blanking}$		500	1000	ns	
SWIN rising detection	T_{detect}		500	800	ns	
VDD1 UVLO turn-on delay	$t_{UVLO1\ ON}$	-	3.8	-	μs	$ICC1 > 1\text{mA}$
VDD1 UVLO turn-off delay	$t_{UVLO1\ OFF}$	-	3	-	μs	$ICC1 < 1\text{mA}$
VDD2 UVLO turn-on delay	$t_{UVLO2\ ON}$	-	4	-	μs	LED=ON, $V_{SYNC} > 5\text{V}$
VDD2 UVLO turn-off delay	$t_{UVLO2\ OFF}$	-	4	-	μs	LED=ON, $V_{SYNC} < 5\text{V}$
Logic High Common Mode Transient Immunity	$ CMH $	10	-	-	$\text{kV}/\mu\text{s}$	$ V_{CM} = 1.5\text{kV}$, LED=ON, $V_{DD2} = 20\text{ V}$, $T_A = 25^\circ\text{C}$
Logic Low Common Mode Transient Immunity	$ CML $	10	-	-	$\text{kV}/\mu\text{s}$	$ V_{CM} = 1.5\text{kV}$, LED=OFF, $V_{DD2} = 20\text{ V}$, $T_A = 25^\circ\text{C}$

Isolation characteristic

All Typical values at $T_A = 25^\circ\text{C}$ and $V_{DD2} = 20\text{ V}$, unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Parameter	Symbol	Device	Min.	Typ.	Max.	Unit	Test Condition
Withstand Insulation Test Voltage (Note 8, 9)	V_{ISO}	EMD2A688-SK	5000	-	-	V	$RH \leq 40\%-60\%$, $t = 1\text{min}$, $T_A = 25^\circ\text{C}$
		EMD2A688-SL					
Input-Output Resistance (Note 9)	R_{I-O}	-	-	10^{12}	-	Ω	$V_{I-O} = 500\text{V DC}$

Note 8: Device is considered a two terminal device: pins 1, 2, 3, 4 are shorted together and pins 5, 6, 7, 8 are shorted together.

Note 9: According to UL1577, each photo coupler is tested by applying an insulation test voltage 6000VRMS for one second. This test is performed before the 100% production test for partial discharge.

Typical Performance Curves & Test Circuits

Fig.1 High output rail voltage vs. Temperature




Fig.2 IDD vs. Temperature




Fig.3 IDD vs. VDD




Fig.4 VinLH vs. Hysteresis




Fig.5. VinLH vs. Temperature




Fig.6 Propagation Delays vs. Vcc






Fig.7 Propagation Delay vs. Temperature



Package Outline Drawing


L-SOP 8LDS (277mil, 9mm clearance)(SK08)



Symbol	Dimension in mm	
	Min.	Max.
A	1.70	2.30
A1	0.10	0.30
b	0.30	0.50
c	0.10	0.30
D	5.55	6.15
E	6.51	7.11
E1	9.30	10.10
e	1.27 BSC	
L	0.75	-

Package Outline Drawing

L-SOP 8LDS (277mil, 11mm clearance)(SL08)



Symbol	Dimension in mm	
	Min.	Max.
A	1.70	2.30
A1	0.10	0.30
b	0.30	0.50
c	0.10	0.30
D	5.55	6.15
E	6.51	7.11
E1	11.20	11.80
e	1.27 BSC	
L	0.75	-

Revision History

Revision	Date	Description
1.0	2025.04.22	Original.
1.1	2025.10.07	Update purchase order number's suffix
1.2	2025.10.30	Update Connection Diagram/ Schematics

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.