

# 40V 250mA Ultralow Quiescent Current LDO

# **General Description**

The EHP8041 is a high voltage, low quiescent current, low dropout regulator with 250mA output driving capacity. The EHP8041, which operates over an input range up to 40V, is stable with any capacitors, whose capacitance is larger than 1µF, and suitable for powering battery-management ICs because of the virtue of its low quiescent current consumption and low dropout voltage.

The EHP8041 is available in SOT-23-3, SOT-23-5, SOT-89-3 and TDFN3x3-8L surface mount packages.

# **Applications**

- Logic Supply for High Voltage Batteries
- 3-4 Cell Li-ion Batteries Powered systems

#### **Features**


- Up to 40V input voltage range
- 250mA output current driving capacity
- Ultra low quiescent current (typical 1.5µA)
- 1200mV typical dropout at lout = 250 mA
- Thermal shutdown protection
- Short circuit protection
- Stable with 1µF output capacitor

# **Ordering Information**

Part Number	Remark
EHP8041-XXVD03NRR	±2% output voltage tolerance
EHP8041-XXVF05NRR	±2% output voltage tolerance
EHP8041-XXVL03NRR	±2% output voltage tolerance
EHP8041-XXVLX3NRR	1270 GOLDOL VOLLAGO TOICIANICO
EHP8041-XXFF08NRR	±2% output voltage tolerance


XX: 15=1.5V, 18=1.8V, 25=2.5V, 33=3.3V, 50=5.0V

## **Typical Application**




Publication Date: Nov. 2025 Revision: 1.1 1/15





\*A resistor larger than  $50\Omega$  between enable signal and EN pin is recommended.

# **Connection Diagrams**



# Order information

#### EHP8041-XXVD03NRR

XX Output voltage VD03 SOT-23-3 Package

NRR RoHS & Halogen free package

Rating: -40 to 85°C Package in Tape & Reel

#### EHP8041-XXVF05NRR

XX Output voltage VF05 SOT-23-5 Package

NRR RoHS & Halogen free package

Rating: -40 to 85°C Package in Tape & Reel


#### EHP8041-XXVL03NRR

XX Output voltage VL03 SOT-89-3 Package

NRR RoHS & Halogen free package

Rating: -40 to 85°C Package in Tape & Reel






EHP8041-XXVLX3NRR

XX Output voltage VLX3 SOT-89-3 Package

NRR RoHS & Halogen free package

Rating: -40 to 85°C Package in Tape & Reel



EHP8041-XXFF08NRR

XX Output voltage
FF08 TDFN3x3-8L Package

NRR RoHS & Halogen free package

Rating: -40 to 85°C Package in Tape & Reel

# Order, Marking and Packing Information

Package	Vout	Product ID.	Marking	Packing	
	1.5V	EHP8041-15VD03NRR	3		
	1.8V	EHP8041-18VD03NRR			
SOT-23-3	2.5V	EHP8041-25VD03NRR	8041- Tracking Code	Tape & Reel	
	3.3V	EHP8041-33VD03NRR		3Kpcs	
	5.0V	EHP8041-50VD03NRR	PIN1 DOT		
	1.5V	EHP8041-15VF05NRR			
	1.8V	EHP8041-18VF05NRR	5 4	Tape & Reel	
SOT-23-5	2.5V	EHP8041-25VF05NRR	8041- Tracking Code	3Kpcs	
	3.3V	EHP8041-33VF05NRR	PIN1 DOT		
	5.0V	EHP8041-50VF05NRR			
	1.5V	EHP8041-15VL03NRR	2		
	1.8V	EHP8041-18VL03NRR	8041-		
SOT-89-3	2.5V	EHP8041-25VL03NRR	Tracking Code	Tape & Reel  1Kpcs	
	3.3V	EHP8041-33VL03NRR	PIN1 DOT	Trpes	

Elite Semiconductor Microelectronics Technology Inc.

Publication Da Revision: 1.1

Date: Nov. 2025 3/15




	5.0V	EHP8041-50VL03NRR			
	1.5V	EHP8041-15VLX3NRR	2		
	1.8V	EHP8041-18VLX3NRR	8041-	Tape & Reel	
SOT-89-3	2.5V	EHP8041-25VLX3NRR	Tracking Code  •		
	3.3V	EHP8041-33VLX3NRR	PIN1 DOT	1Kpcs	
	5.0V	EHP8041-50VLX3NRR			
	1.5V	EHP8041-15FF08NRR	8 7 6 5		
	1.8V	EHP8041-18FF08NRR	ESMT		
TDFN3x3-8L	2.5V	EHP8041-25FF08NRR	EHP8041 Tracking Code	Tape & Reel 5Kpcs	
	3.3V	EHP8041-33FF08NRR		OKPC3	
	5.0V	EHP8041-50FF08NRR	PIN1 DOT		

# **Pin Functions**

			SOT-8	39-3		
Name	SOT-23-3	SOT-23-5	0	X	TDFN3x3-8L	Function
VIN	3	1	1	3	1	Supply voltage input Require a minimum input capacitor of close to 1µF to ensure stability and sufficient decoupling from the ground pin.
GND	1	2	2	2	4, Exposed Pad	Ground pin
EN	N/A	3	N/A	N/A		Enable input. A resistor larger than 50 ohm is recommended to connect to EN pin.
NC	N/A	4	N/A	N/A	3,5,6,7	No connection
VOUT	2	5	3	1	8	Output voltage

# **Functional Block Diagram**



Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Nov. 2025 Revision: 1.1

4/15



## Absolute Maximum Ratings (Note 1, 2)

 $V_{IN}$ , EN -0.3V to 43V Vout -0.3V to 6V Junction Temperature 150°C Lead Temperature (Soldering, 10 sec.) 260°C Storage Temperature Range -65°C to 150°C ESD Rating: Human Body Model 2KV

# Recommended Operating Conditions (Note 1, 2)

Supply Voltage 2.7V to 40V Operating Temperature Range -40°C to 85°C

Junction Temperature Range -40°C to 125°C

#### Thermal Resistance:

Symbol	θ <sub>JA</sub> (Note 3)	θ <sub>JC</sub> (Note 4)
SOT-23-3	250(°C/W)	81(℃/W)
SOT-23-5	152(°C/W)	81(°C/W)
SOT-89-3	90(°C/W)	52(℃/W)
TDFN3x3-8L	72.5(°C/W)	23(°C/W)

#### **Electrical Characteristics**

 $V_{IN}$ =12V,  $I_{OUT}$ =1mA,  $C_{IN}$ = $C_{OUT}$ =1uF,  $T_{\alpha}$  = 25°C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Output Voltage	V <sub>OUT</sub>		-2%		2%	V
Line Regulation	△VLINE	V <sub>IN</sub> =V <sub>OUT</sub> + 1V to 40V,		0.1		%
Load Regulation	$\triangle V_{LOAD}$	I <sub>OUT</sub> = 1mA to 100mA		0.5		%
Draw and Vallenge		I <sub>OUT</sub> =100mA		400		mV
Dropout Voltage	$V_{DROP}$	I <sub>ОИТ</sub> =250mA		1200		mV
Quiescent Current	ΙQ	Ta= 25°C , No load		1.5	5.0	υA
Current Limit	I <sub>CL</sub>		270	340		mA
Enable high level	VENHI		0.9			٧
Enable low level	V <sub>ENLO</sub>				0.4	٧
Enable pin pull high current	I <sub>EN</sub>			0.1		υA
Thermal Shutdown	T <sub>SD</sub>			140		$^{\circ}\!\mathbb{C}$
Thermal Shutdown Hysteresis	T <sub>HY</sub>			20		$^{\circ}\!\mathbb{C}$
Power-supply rejection ratio	PSRR	f = 1kHz, Vin=4.3V Vo = 3.3V, Ripple 0.2Vp-p, lout = 1mA		55		dB

**Note 1:** Absolute Maximum ratings indicate limits beyond which damage may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: All voltages are with respect to the potential at the ground pin.


**Note 3:**  $\theta_{JA}$  is measured in the natural convection at  $T_J=25^{\circ}C$  on a high effective thermal conductivity test board (2 layers, 2S0P).

Note 4:  $\theta_{\text{JC}}$  represents the resistance to the heat flows the chip to package top case.

Publication Date: Nov. 2025 Revision: 1.1 5/15




# **Typical Performance Characteristics**



Publication Date: Nov. 2025 Revision: 1.1 6/15



# Typical Performance Characteristics (cont.)



Publication Date: Nov. 2025 Revision: 1.1 7/15

# **Application Information**

#### **Output Capacitor**

The EHP8041 is specially designed for use with ceramic output capacitors of as low as 1  $\mu$ F to take advantage of the savings in cost and space as well as the superior filtering of high frequency noise. Capacitors of higher value or other types may be used, but it is important to make sure its equivalent series resistance (ESR) is restricted to less than  $0.5\Omega$ . The use of larger capacitors with smaller ESR values is desirable for applications involving large and fast input or output transients, as well as for situations where the application systems are not physically located immediately adjacent to the battery power source. Typical ceramic capacitors suitable for use with the EHP8041 are X5R and X7R. The X5R and the X7R capacitors are able to maintain their capacitance values to within  $\pm 20\%$  and  $\pm 10\%$ , respectively, as the temperature increases.

#### **Input Capacitor**

A minimum input capacitance of 1µF is required for EHP8041. The capacitor value may be increased without limit. Improper workbench set-ups may have adverse effects on the normal operation of the regulator. A case in point is the instability that may result from long supply lead inductance coupling to the output through the gate capacitance of the pass transistor. This will establish a pseudo LCR network, and is likely to happen under high current conditions or near dropout. A 10µF tantalum input capacitor will dampen the parasitic LCR action thanks to its high ESR. However, cautions should be exercised to avoid regulator short-circuit damage when tantalum capacitors are used, for they are prone to fail in short-circuit operating conditions.

#### Power Dissipation and Thermal Shutdown

Thermal overload results from excessive power dissipation that causes the IC junction temperature to increase beyond a safe operating level. The EHP8041 relies on dedicated thermal shutdown circuitry to limit its total power dissipation. An IC junction temperature  $T_J$  exceeding 140°C will trigger the thermal shutdown logic, turning off the P-channel MOS pass transistor. The pass transistor turns on again after the junction cools off by about 20°C. When continuous thermal overload conditions persist, this thermal shutdown action then results in a pulsed waveform at the output of the regulator. The concept of thermal resistance  $\theta_{JA}$  (°C/W) is often used to describe an IC junction's relative readiness in allowing its thermal energy to dissipate to its ambient air. An IC junction with a low thermal resistance is preferred because it is relatively effective in dissipating its thermal energy to its ambient, thus resulting in a relatively low and desirable junction temperature. The relationship between  $\theta_{JA}$  and  $T_J$  is as follows:

 $T_J = \Theta_{JA} \times (P_D) + T_A$ 

 $T_A$  is the ambient temperature, and  $P_D$  is the power generated by the IC and can be written as:

 $P_D = I_{OUT} (V_{IN} - V_{OUT})$ 

As the above equations show, it is desirable to work with ICs whose  $\theta_{JA}$  values are small such that TJ does not



increase strongly with  $P_D$ . To avoid thermally overloading the EHP8041, refrain from exceeding the absolute maximum junction temperature rating of 125°C under continuous operating conditions. Overstressing the regulator with high loading currents and elevated input-to-output differential voltages can increase the IC die temperature significantly.

Maximum power dissipation for the device is calculated using the following equation:

$$PD = \frac{TJ(max) - TA}{\Theta JA}$$

Where  $T_{J[MAX]}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance. For example,

- SOT-23-3 package,  $\theta_{JA}$ =250°C/W,  $T_{J(MAX)}$ =125°C and using  $T_A$ =25°C, the maximum power dissipation is 0.4W.
- SOT-23-5 package, θ<sub>JA</sub>=152°C/W, T<sub>J(MAX)</sub>=125°C and using T<sub>A</sub>=25°C, the maximum power dissipation is 0.65W.
- SOT-89-3 package, θ<sub>JA</sub>=90°C/W, T<sub>J(MAX)</sub>=125°C and using T<sub>A</sub>=25°C, the maximum power dissipation is 1.1W.
- TDFN3x3-8L package, θ<sub>JA</sub>=72.5°C/W, T<sub>J[MAX]</sub>=125°C and using T<sub>A</sub>=25°C, the maximum power dissipation is 1.38W.

#### **Shutdown**


The EHP8041 enters the sleep mode when the EN pin is low. When this occurs, the pass transistor, the error amplifier, and the biasing circuits, including the bandgap reference, are turned off, thus reducing the supply current to typically 1µA. Such a low supply current makes the EHP8041 best suited for battery-powered applications. The maximum guaranteed voltage at the EN pin for the sleep mode to take effect is 0.4V.

Elite Semiconductor Microelectronics Technology Inc.


Publication Date: Nov. 2025 Revision: 1.1 9/15




# Package Outline Drawing SOT-23-3



# **TOP VIEW**






# **SIDE VIEW**


0 1.1	Dimension in mm			
Symbol	Min.	Max.		
А	0.90	1.45		
A1	0.00	0.15		
b	0.30	0.50		
С	0.10	0.20		
D	2.82	3.10		
Е	1.50	1.70		
E1	2.60	3.00		
е	1.80	2.00		
L	0.30	0.60		




# **Package Outline Drawing SOT-23-5**



# **TOP VIEW**






**SIDE VIEW** 

**DETAIL A** 


0 1 1	Dimension in mm			
Symbol	Min.	Max.		
А	0.90	1.45		
A1	0.00	0.15		
b	0.30	0.50		
С	0.08	0.25		
D	2.70	3.10		
Е	1.40	1.80		
E1	2.60	3.00		
е	0.95 BSC			
L	0.30	0.60		



# **Package Outline Drawing** SOT-89-3



# **BOTTOM VIEW**





**SIDE VIEW** 


C11	Dimensio	Dimension in mm			
Symbol	Min	Max			
А	1.4	1.6			
b	0.4	0.56			
С	0.35	0.41			
D	4.4	4.6			
D1	1.5	1.83			
Е	2.29	2.6			
E1	3.94	4.25			
e	1.50 BSC				
L	0.89 1.2				




# **Package Outline Drawing TDFN 3x3-8L**









0	DIMENSION IN MM			DI	MENSION IN INC	Н
Symble	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0,75	0.80	0,0276	0,0295	0,0315
A1	0.00		0.05	0.0000		0,0020
A2	0,19	0.20	0,21	0,0075	0,0079	0,0083
D	2,95	3,00	3.05	0,1161	0,1181	0,1201
E	2,95	3.00	3,05	0,1161	0,1181	0,1201
D1	2,20	2,30	2,40	0,0866	0,0906	0,0945
E1	1,40	1,50	1,60	0,0551	0,0591	0,0630
b	0,25	0,30	0.35	0,0098	0,0118	0,0138
е	0,65 BSC				0,0256 BSC	
L	0,35	0.45	0,525	0,0138	0,0177	0.0207



# **Revision History**

Revision	Date	Description
1.0	2024.04.22	Original
1.1	2025.11.21	Modify Quiescent Current Maximum from 4uA to 5uA

Publication Date: Nov. 2025 Revision: 1.1 14/15



#### **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express , implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Nov. 2025 Revision: 1.1 15/15